UTILITY PATENT APPLICATION TRANSMITTAL

(Only for new nonprovisional applications under 37 CFR 1.53(b))

Attorney Docket No.	35.C13389
First Named Inventor or Application Identifier	
TETSUNOBU KOCHI, ET AL.	
Express Mail Label No.	

APPLICATION ELEMENTS

See MPEP chapter 600 concerning utility patent application contents.

ADDRESS TO: Assistant Commissioner for Patents
Box Patent Application
Washington, DC 20231

1. [ ] Fee Transmittal Form *(Submit an original, and a duplicate for fee processing)*
2. [X] Specification — *Total Pages* 27
3. [X] Drawing(s) *(35 USC 113)* — *Total Sheets* 10
4. [X] Oath or Declaration — *Total Pages* 2
   a. [ ] Newly executed (original or copy)
   b. [X] Unexecuted for information purposes
   c. [ ] Copy from a prior application (37 CFR 1.63(d)) *(for continuation/divisional with Box 17 completed)* ***[Note Box 5 below]***
      i. [ ] DELETION OF INVENTOR(S) Signed Statement attached deleting inventor(s) named in the prior application, see 37 CFR 1.63(d)(2) and 1.33(b).
5. [ ] Incorporation By Reference *(useable if Box 4c is checked)* The entire disclosure of the prior application, from which a copy of the oath or declaration is supplied under Box 4c, is considered as being part of the disclosure of the accompanying application and is hereby incorporated by reference therein.
6. [ ] Microfiche Computer Program *(Appendix)*
7. Nucleotide and/or Amino Acid Sequence Submission *(if applicable, all necessary)*
   a. [ ] Computer Readable Copy
   b. [ ] Paper Copy (identical to computer copy)
   c. [ ] Statement verifying identity of above copies

ACCOMPANYING APPLICATION PARTS

8. [ ] Assignment Papers (cover sheet & document(s))
9. [ ] 37 CFR 3.73(b) Statement *(when there is an assignee)* [ ] Power of Attorney
10. [ ] English Translation Document *(if applicable)*
11. [ ] Information Disclosure Statement (IDS)/PTO-1449 [ ] Copies of IDS Citations
12. [ ] Preliminary Amendment
13. [X] Return Receipt Postcard (MPEP 503) *(Should be specifically itemized)*
14. [ ] Small Entity Statement(s) [ ] Statement filed in prior application Status still proper and desired
15. [ ] Certified Copy of Priority Document(s) *(if foreign priority is claimed)*
16. [ ] Other: _____

17. If a CONTINUING APPLICATION, *check appropriate box and supply the requisite information:*
    [ ] Continuation [ ] Divisional [ ] Continuation-in-part (CIP) of prior application No. ___/_____

18. CORRESPONDENCE ADDRESS

[X] Customer Number or Bar Code Label — 05514 (Insert Customer No. or Attach bar code label here) — or [ ] Correspondence address below

NAME					
Address					
City		State		Zip Code	
Country		Telephone		Fax	

CLAIMS	(1) FOR	(2) NUMBER FILED	(3) NUMBER EXTRA	(4) RATE	(5) CALCULATIONS
	TOTAL CLAIMS (37 CFR 1.16(c))	7-20 =	0	X $ 18.00 =	$00.00
	INDEPENDENT CLAIMS (37 cfr 1.16(b))	2-3 =	0	X $ 72.00 =	$00.00
	MULTIPLE DEPENDENT CLAIMS (if applicable) (37 CFR 1.16(d))			$260.00 =	$00.00
				BASIC FEE (37 CFR 1.16(a))	$760.00
			Total of above Calculations =		$760.00
	Reduction by 50% for filing by small entity (Note 37 CFR 1.9, 1.27, 1.28).				
				TOTAL =	$760.00

19. Small entity status

a. ☐ A Small entity statement is enclosed

b. ☐ A small entity statement was filed in the prior nonprovisional application and such status is still proper and desired.

c. ☐ Is no longer claimed.

20. ☒ A check in the amount of $ 760.00 to cover the filing fee is enclosed.

21. ☐ A check in the amount of $ _____ to cover the recordal fee is enclosed.

22. The Commissioner is hereby authorized to credit overpayments or charge the following fees to Deposit Account No. 06-1205:

a. ☒ Fees required under 37 CFR 1.16.

b. ☒ Fees required under 37 CFR 1.17.

c. ☐ Fees required under 37 CFR 1.18.

SIGNATURE OF APPLICANT, ATTORNEY, OR AGENT REQUIRED	
NAME	Peter Saxon
SIGNATURE	
DATE	March 8, 1999

F504\A636829\meg

SOLID STATE IMAGE PICKUP APPARATUS

BACKGROUND OF THE INVENTION

Field of the Invention

The present invention relates to a solid state image pickup apparatus, and more particularly to a solid state image pickup apparatus having a floating diffusion unit adjacent to the photoelectric conversion unit.

Related Background Art

Conventionally, the charge coupled device (CCD) is widely utilized as the solid state image pickup apparatus. Fig. 1 is a schematic cross-sectional view of a common CCD, and Fig. 2 shows the change of the potential distribution in time of various areas shown in Fig. 1, wherein areas same as those in Fig. 1 are represented by same numbers.

In Fig. 1 there are shown a Si semiconductor substrate 1 of a first conductive type, a well area 2 of a second conductive type opposite to that of the substrate 1, and a diffusion area 3 of the first conductive type, constituting a PN photodiode with the well area 2. The PN photodiode is initially given an inverse bias and a photo-induced charge is accumulated according to the incident light amount, in the junction capacitance of the PN photodiode. There are also shown a shallow diffusion area 4 of the second conductive

type, provided for reducing the dark current generated on the surface of the diffusion area 3 and forming a diode also between the areas 3 and 4 thereby increasing the amount of the accumulated charge, a transfer channel 5 for reading the photo-induced charge accumulated in the photodiode, and a CCD channel 6 for successive transfer of the read charge.

A control electrode 7 serves to control the charge transfer to the CCD and also the successive charge transfer in the CCD, and is formed on the transfer channel 5 and the CCD channel 6 across an insulation layer. Second, third and fourth electrodes 8, 9, 10 serve to transfer the charge in the CCD in succession. A floating diffusion area 11 finally receives the transferred photo-induced charge, and a voltage amplitude, generated in the floating diffusion area 11 according to the photo-induced charge amount, is detected by a source follower amplifier, omitted in Fig. 1, and outputted to the outside as an electrical signal. There are also shown a reset gate 12 for resetting the floating diffusion area 11, and a reset drain 13 therefor.

In the following the functions will be explained with reference to Fig. 2, which illustrates the potential states of the various areas. At a time t0, the transfer channel 5 is turned off and the photodiode area 2, 3 accumulates the photo-induced charge

corresponding to the incident light amount. At a time t1, the transfer channel is turned on to transfer the photo-induced charge to the CCD channel 6 through the transfer channel 5.

At times t2, t3, the control electrodes 8, 9 are controlled in succession to transfer the photo-induced charge is transferred in succession to the portions in the CCD channel, positioned directly below the control electrodes. The floating diffusion area 11 is reset in advance at the time t3, and, the photo-induced charge is transferred by the control electrode 10, at a time t4, to the floating diffusion area 11 and is converted therein into a voltage for output.

In the above-described configuration, however, as the common control electrode 7 is used for controlling the potentials of the transfer channel 5 and the first CCD channel 6, the difference in the depth of the potential wells thereof is uniquely determined by the process conditions such as the concentration profile. For this reason, there may result a case where the depth of the potential well of the CCD channel 6 cannot be sufficiently secured as shown in Fig. 3 in which areas same as those in Fig. 1 are represented by same numbers. As a result, the photo-induced charge cannot be fully transferred but partly remains in the transfer channel 5, leading to defective phenomena such as:

(1) a decrease in the total amount of the

transferred charge, leading to a lowered sensitivity; and

(2) return of the charge remaining in the transfer channel 5 to the photodiode 2, 3, thereby generating a retentive image and significantly deteriorating the image quality.

Also the Japanese Patent Application Laid-open No. 2-30189 discloses a configuration having an electrode for controlling the charge transfer from the photodiode to the CCD channel and another electrode for controlling the charge transfer in the CCD, as shown in Fig. 5. Referring to Fig. 5, a plurality of n-type accumulation areas 1 for accumulating the signal charges induced by the incident light are arranged on a p-type substrate 6, and a transfer gate 13 is provided between the accumulation area 1 and a vertical CCD register 2, of which an end is connected to a horizontal CCD register composed of a transfer gate 12, a transfer electrode 13 for the vertical CCD register and a silicon dioxide layer 14. VA denotes the potential of the n-type accumulation area 1, taking the Fermi potential 15 of the interior of the p-type substrate as a reference, while VDEP denotes the potential VA required for completely depleting the accumulation area 1, and Vch denotes the channel potential when the transfer gate 3 is turned on. The potential VA is lowered in the drawing in response to

the light entering the accumulation area 1, and the accumulated charge is transferred to the vertical CCD register 2 by lowering the potential of the gate 12.

However, according to the above-mentioned patent application, the depth of the potential well of the CCD channel is still uniquely determined by the process conditions such as the concentration profile, so that there are similarly encountered the above-mentioned drawbacks.

In the field of solid state image pickup apparatus, in addition to CCD, the MOS sensor is recently attracting attention and is actively developed because of the advantages such as ease of one-chip formation of the peripheral circuits. For example, an exhibit titled "An Active Pixel Sensor Fabricated Ysing CMOS/CCD Process Technology" (exhibited at 95 IEEE WORKSHOP on Charge-coupled Device and Advanced Image Sensors) discloses a CMOS sensor and its potential chart as shown in Fig. 4. As shown in Fig. 4, in the CMOS sensor, the floating diffusion area and the source follower amplifier are provided for each pixel, instead of at the end of the CCD register in case of the CCD. In Fig. 4, components same as those in Fig. 1 are represented by same numbers. There are also shown a transfer gate 701 provided for each pixel, and a floating diffusion area 711 provided for each pixel. The photo-induced charge, generated in the photodiode

area is transferred to the floating diffusion area 711, and the amplitude of the voltage generated therein according to amount of photo-induced charges is detected by the source follower amplifier, omitted in Fig. 4 but provided for each pixel, and outputted to an output line through a pixel selecting switch. There are also shown a reset gate 712 for resetting the floating diffusion area 711 provided for each pixel, and a reset drain 713 therefor.

Such circuit configuration of transferring the charge of each pixel to the corresponding floating diffusion area 711 and effecting the selection of pixels by a common MOS circuit allows achieve both a high S/N ratio as the sensor and a high performance realized by a one-chip MOS circuit.

However, such conventional configuration is still associated with the drawbacks similar to those in the conventional CCD configuration, because of changes in the reset voltage in the floating diffusion area and in the depth of the potential well of the transfer channel, caused by a fluctuation in the manufacturing process conditions. These drawbacks have not been paid any attention, and the potential chart of the aforementioned exhibit only showed a configuration that is incapable of complete transfer of the charge from the photodiode to the floating diffusion area.

SUMMARY OF THE INVENTION

The object of the present invention is to provide a configuration of the solid state image pickup apparatus, capable of complete transfer of the charge from the photoelectric conversion element to the floating diffusion area.

The above-mentioned object can be attained, according to a scope of the present invention, by providing a solid state image pickup apparatus comprising a photoelectric conversion element, transfer switch means consisting of a MOS transistor for transferring a signal charge generated in the photoelectric conversion element, a floating diffusion capacitance for receiving the signal charge through the transfer switch means, and reset switch means consisting of a MOS transistor for resetting the potential of the floating diffusion capacitance, wherein the pickup apparatus further comprises at least one potential setting means for generating a voltage different from the power supply voltage, and the output of the potential setting means is supplied as a pulse to the gate of the transfer switch means and/or the gate of the reset switch means, to control the gate potentials at the respectively optimum potentials.

According to an another aspect of the present invention, there is provided a solid state image pickup apparatus comprising a PN junction unit capable of

photoelectric conversion, a transferring MOS transistor for transferring a signal charge generated in the PN junction unit, a floating diffusion unit for receiving the signal charge through the transferring MOS transistor, a reset MOS transistor for resetting the potential of the floating diffusion unit, first potential setting means for supplying a voltage to be applied to the gate of the transferring MOS transistor and a second potential setting means for supplying a voltage to be applied to the resetting MOS transistor.

These configurations allows to obtain a satisfactory image.

Other objects of the present invention, and the features thereof, will become fully apparent from the following description, which is to be taken in conjunction with the attached drawings.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a schematic cross-sectional view of a conventional CCD;

Fig. 2 is a chart showing the function of the conventional configuration;

Fig. 3 is a view showing a drawback in the conventional configuration;

Fig. 4 is a schematic cross-sectional view of a second configuration;

Fig. 5 is a view schematically showing first and

second embodiments of the present invention and the function thereof;

Figs. 6A, 6B, 7A, 7B, 8 and 9 are views showing the function of the first embodiment of the present invention;

Figs. 10 and 11 are views showing the function of the second embodiment of the present invention; and

Figs. 12 and 13 are views showing the function of the first and second embodiments of the present invention.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Now there will be given a detailed description on a first embodiment of the present invention, with reference to the attached drawings. Fig. 6A is a schematic view showing the first embodiment of the present invention, wherein shown are a Si semiconductor substrate 1 of a first conductive type, a well area of a second conductive type opposite to that of the substrate 1, a diffusion area 3 of the first conductive type, forming a PN photodiode with the well area 2, a shallow diffusion area 4 of the second conductive type, a transfer channel 5 for reading the photo-induced charge accumulated in the photodiode, a floating diffusion area 11, a reset gate 12 for resetting the floating diffusion area 11, and a reset drain 13 therefor. Components same as those in Fig. 5 are

represented by same numbers and will not be explained further.

There are also provided a transfer gate 501 of a transfer switch for transferring the photo-induced charge in the photodiode 2, 3, 4, a control pulse generation circuit 504, a first potential setting circuit 502 for setting the voltage of the control signal generated by the control pulse generation circuit 504 for application to the transfer gate 501, and a second potential setting circuit 503 for setting the voltage of the control signal generated by the control pulse generation circuit 504 to supply that voltage to the reset gate 12.

The first and second potential setting circuits 502, 503 are so constructed that the transfer gate 501 and the reset gate 12 can be set at respectively independent potentials.

Now, the function of the present embodiment will be explained with reference to Fig. 6B showing the potential state of various areas at different timings. At a time t0, the transfer channel 5 is turned off and a photo-induced charge is accumulated in the photodiode area 2 - 4 according to the amount of the incident light. The floating diffusion area 11 is reset by turning on the reset gate at a time t1. Then, at a time t2, the photo-induced charge is transferred from the photodiode area 2 - 4 through the transfer channel

5 to the floating diffusion area 11 and converted therein into a voltage and outputted. At a time t3, the transfer channel 5 is turned off again, and the photodiode area 2 - 4 of each pixel starts next charge accumulation.

In these operations, as shown at time t2' in Fig. 7A, the charge may remain in the transfer channel 5 because of a fluctuation in the resetting voltage, resulting for example from a fluctuation in the manufacturing process. Ordinarily, a power supply line is commonly used for resetting and for the source follower circuit of each pixel, in order to simplify the wiring and to achieve a compacter layout, thereby reducing the pixel size and increasing the aperture ratio. Such configuration is adopted also in the present embodiment, and the resetting voltage is selected not as the actual power source voltage but as a value determined by the threshold value Vth of the resetting MOS transistor.

For explaining the circuit configuration of the solid state image pickup apparatus, an equivalent circuit corresponding to a pixel is shown in Fig. 8. A photodiode 101 accumulates a photo-induced charge which is transferred by a transfer switch 102, and the transferred photo-induced charge is temporarily stored in a floating diffusion area 103, amplified by a source follower MOS transistor 104 and is read out by a

vertical selecting MOS transistor 105 to an output line 106. The floating diffusion area is connected to a power source through a resetting MOS transistor 107, and, in the resetting operation by the application of a voltage of 5 V to the gate thereof, the floating diffusion area is reset to a potential of 5 V - Vth.

For example, if the gate voltage of the resetting MOS transistor is 5 V for a power source voltage of 5 V, the resetting voltage becomes 5 V - Vth. The threshold voltage of the MOS transistor cannot be made completely free from fluctuation because of fluctuation in the fluctuation of the Si layer or in the thickness of the gate insulation layer, so that the resetting voltage inevitably shows a fluctuation.

Also with an increase in the threshold value Vth, the effective resetting voltage is lowered so that the potential well becomes shallower as shown in t2' in Fig. 7A. In such state, if the gate voltage and the threshold voltage of the transferring MOS transistor remain constant, there will result charge remaining in the channel of the transferring MOS transistor as shown in t2'. In order to prevent such charge remaining phenomenon, it is effective to lower the gate voltage of the transferring MOS transistor as shown in t2". Consequently the voltage of the gate 501 of the transferring MOS transistor is controlled by the first potential setting circuit 502, independently from the

voltage of the gate 12 of the resetting MOS transistor. Also in order to shift from the state shown in t2' in Fig. 7A to the state shown in t2", the voltage of the gate 501 of the transferring MOS transistor is lowered to reduce the potential of the channel 5 thereof, thereby transferring the charge in the channel to the floating diffusion area.

More specifically, in case of the electron accumulation type as shown in Fig. 7B, for example when a gate-on voltage is 5 V for the resetting MOS transistor, a reset voltage is 3.5 V = 5 V - Vth (Vth = 1.5 V) for the floating diffusion area, a saturation signal voltage is 1.5 V, a saturation voltage is 2 V for the floating diffusion area and a depletion voltage is 1 V for the photodiode, the gate-on voltage Vg of the transferring MOS transistor is so set as to satisfy a relation $1 + Vth' < Vg < 2 + Vth'$ (for example $2.5\ V < Vg < 3.5\ V$). As an example, Vg is selected as 3.3 V.

If the resetting voltage varies from 3.5 V to 3.2 V by the fluctuation of the process, the saturation voltage at the floating diffusion area becomes 1.7 V, so that the charge remains in the channel of the transferring MOS transistor unless Vg is so selected as to satisfy a condition $2.5\ V < Vg < 3.2\ V$.

In such case, the proper operation without the retentive charge can be achieved by changing Vg from 3.3 V to for example 3.0 V so as to satisfy the

above-mentioned condition.

Now there will be given, with reference to Fig. 9, a detailed explanation on the first potential setting circuit shown in Figs. 6A and 6B.

Fig. 9 shows a solid state image pickup apparatus 110 for converting incident light into an electrical signal for output to the exterior and a voltage supply unit for driving the solid state image pickup apparatus 110, both apparatus and unit being formed on a same semiconductor chip.

In the solid state image pickup apparatus 110, there is only shown a pixel, while other pixels, horizontal shift register etc. are omitted.

In Fig. 9, the circuit in a broken-lined frame is same as that shown in Fig. 8. In Fig. 9, there are shown a vertical shift register 108 for outputting pulses in succession, and AND circuits 109, 109' and 109" each having two input/output terminals and an electric power source terminal for driving the AND circuit. In this AND circuit, once high voltage is applied to both two input terminals, a voltage value of the electric power source voltage for driving of the AND circuit is output from the output terminal. As this AND circuit, an AND circuit having a CMOS structure may be available, for example.

There are also shown a voltage supply unit 113 such as a battery, a voltage conversion circuit 114 for

converting the voltage of the voltage supply unit 114 into a desired voltage, variable resistors 115, 116, a power supply voltage input terminal 112 for entering a voltage for driving the solid state image pickup apparatus, and an input terminal 111 for entering a voltage for driving the transferring MOS transistor. In addition, there are shown signal lines 105', 102' and 107' for respectively supplying pulses ϕ_{SEL}, ϕ_{TX} and ϕ_{RES} to be used to turn on and off the vertical selecting MOS transistor 105, the transfer switch 102 and the resetting MOS transistor 107. Under a condition that a pulse is applied from the vertical shift register to one of input terminals of each of the three AND circuits, the AND circuit 109 outputs the voltage value input from the terminal 112, when the pulse ϕ_{SEL} is applied to the signal line 105'; the AND circuit 109' outputs the voltage value input from the terminal 111, when the pulse ϕ_{TX} is applied to the signal line 102'; and the AND circuit 109" outputs the voltage value input from the terminal 112, when the pulse ϕ_{RES} is applied to the signal line 107'. In the present embodiment, the AND circuit 109, the input terminal 111 and the variable resistor 116 constitute the first voltage setting circuit 502 shown in Figs. 6A and 6B.

Thus, even if the threshold voltage Vth of the resetting MOS transistor 107 increases to reduce the

effective resetting voltage whereby the potential well becomes shallow as shown by t2' in Fig. 7A, the above-described configuration can solve the situation in the following manner.

As the voltage entered from the input terminal 111 can be made different, by the variable resistor, from the voltage entered from the power supply voltage input terminal 112, the potential well can be realized in a form as shown by t2" in Fig. 7A by reducing the voltage entered from the input terminal 111. Thus, in the present embodiment, the pulse voltage for driving the transferring MOS transistor can be adjusted independently from the pulse voltage for driving the resetting MOS transistor. Consequently, even if the resetting voltage is lowered by the fluctuation in the manufacturing process, the ideal potential well can be formed by adjusting the pulse for driving the transferring MOS transistor.

Such operation prevents the presence of the photo-induced charge remaining in the transfer channel 5, thereby providing advantages such as:

a) securing a constant amount of the total transferred charge, thereby ensuring a constant sensitivity; and

b) avoiding generation of the retentive image.

Fig. 10 is a view showing the potentials of various areas for explaining a second embodiment of the

present invention. In contrast to the first embodiment in which the proper transferring operation is realized, even in the presence of fluctuation in the manufacturing process, by controlling the voltage of the transferring MOS transistor, the present embodiment is to achieve a similar effect by controlling the voltage of the resetting MOS transistor. The circuit configuration corresponding to Fig. 10 is similar to that shown in Figs. 6A and 6B and will not, therefore, be explained further.

In the following there will be explained, with reference to Fig. 11, the second setting circuit shown in Figs. 6A and 6B.

The circuit shown in Fig. 11 is different from that shown in Fig. 9 in that the voltage entered from the input terminal 111 is supplied to the gate of the resetting MOS transistor 107 and the voltage entered from the power supply voltage input terminal 112 is supplied to the gate of the transferring MOS transistor 102. In the present embodiment, the AND circuit 109, the input terminal 111 and the variable resistor 116 constitute the second potential setting circuit 503 shown in Figs. 6A and 6B.

Thus, even if the threshold voltage Vth of the resetting MOS transistor 107 increases to reduce the effective resetting voltage whereby the potential well becomes shallow as shown by t2' in Fig. 10, the

above-described configuration can solve the situation in the following manner.

As the voltage entered from the input terminal 111 can be made different, by the variable resistor, from the voltage entered from the power supply voltage input terminal 112, the potential well can be realized in a form as shown by t2" in Fig. 10 by elevating the voltage entered from the input terminal 111. Thus, in the present embodiment, the pulse voltage for driving the resetting MOS transistor can be adjusted independently from the pulse voltage for driving the transferring MOS transistor. Consequently, even if the potential of the floating diffusion area comes close to that of the transferring MOS transistor by the fluctuation in the manufacturing process, the ideal potential well can be formed by adjusting the pulse for driving the resetting MOS transistor.

The state at a time t2 in Fig. 10 is same as that at a time t2 in Fig. 6B. Also in the present embodiment, the operations at the time t0 and t1 are same as those in Fig. 6B.

As shown at a time t2' in Fig. 10, the resetting voltage may vary for example because of fluctuation in the manufacturing process, resulting in a charge remaining in the transfer channel 5. In the present embodiment, however, the voltage of the reset gate 12 is independently controlled by the second potential

setting circuit 503 for elevating the resetting voltage of the floating diffusion area 11. For example, if the resetting voltage varies from 3.5 V to 3.3 V in the example shown in Fig. 7B, it can be returned to 3.5 V by varying the gate-on voltage of the resetting MOS transistor. In this manner, the proper transferring operation can be realized without changing the conditions of the transferring MOS transistor. Such setting realizes a condition:

saturation voltage of floating diffusion area 11 > channel voltage of transfer MOS transistor in on-state > depletion voltage of photodiode,

whereby the charge can be transferred to the floating diffusion area without remaining on the photodiode and the channel of the transferring MOS transistor, and there can be achieved an effect similar to that of the first embodiment for preventing the charge remaining in the transfer channel 5.

In the foregoings, there have been explained configurations provided with the separate first or second potential setting circuit as shown in Figs. 9 and 11, but the solid state image pickup apparatus may be integrally provided with the first and second potential setting circuits as shown in Fig. 12.

In Fig. 12, the AND circuit 109, the input terminal 111 and the variable resistor 116 constitute a first potential setting circuit, while the AND circuit

109, the input terminal 111' and the variable resistor 116' constitute a second potential setting circuit.

Also the first and second potential setting circuits may be provided, as shown in Fig. 13, in a same semiconductor chip in which the solid state image pickup circuit is formed. Stated differently, the solid state image pickup apparatus may include a voltage adjusting circuit 117 capable of supplying different voltages, for adjusting the voltages supplied to the transferring MOS transistor and the resetting MOS transistor.

The circuit shown in Fig. 13 is so designed as to independently set the power supply voltage for driving the solid state image pickup apparatus, the voltage supplied to the gate of the transferring MOS transistor and the voltage supplied to the gate of the resetting MOS transistor, but the voltage supplied to the gate of the transferring MOS transistor or that supplied to the gate of the resetting MOS transistor may be made common with the power supply voltage. In Fig. 13, the first and second potential setting circuits are constituted by the AND circuit 109 and a voltage adjusting circuit.

As explained in the foregoing first and second embodiments, the present invention allows to avoid remaining of the photo-induced charge in the transfer channel even in the presence of fluctuation of the manufacturing process, thereby providing advantages

such as:

a) securing a constant amount of the total transferred charge, thus maintaining a constant sensitivity; and

b) preventing generation of the retentive image.

Many widely different embodiments of the present invention may be constructed without departing from the spirit and scope of the present invention. It should be understood that the present invention is not limited to the specific embodiments described in the specification, except as defined in the appended claims.

WHAT IS CLAIMED IS:

1. A solid state image pickup apparatus comprising: a photoelectric conversion element; transfer switch means including a MOS transistor for transferring a signal charge generated in said photoelectric conversion element; a floating diffusion area for receiving the signal charge through said transfer switch means; reset switch means including a MOS transistor for resetting the potential of said floating diffusion area; and at least one potential setting means for generating a voltage different from the power supply voltage, wherein the output of said potential setting means is applied as a pulse to the gate of said transfer switch means and/or the gate of said reset switch means.

2. A solid state image pickup apparatus according to claim 1, wherein the amplitude of the pulse applied to the gate of said transfer switch means is different from that of the pulse applied to the gate of the reset switch means.

3. A solid state image pickup apparatus according to claim 1, wherein the amplitude of the pulse applied to the gate of said transfer switch means is smaller than that of the pulse applied to the gate of the reset switch means.

4. A solid state image pickup apparatus according to claim 2, wherein the amplitude of the pulse applied to the gate of said transfer switch means is smaller than that of the pulse applied to the gate of the reset switch means.

5. A solid state image pickup apparatus according to claim 1, wherein said photoelectric conversion element is a PN photodiode formed on a semiconductor substrate.

6. A solid state image pickup apparatus according to claim 2, wherein said photoelectric conversion element is a PN photodiode formed on a semiconductor substrate.

7. A solid state image pickup apparatus comprising: a PN junction capable of photoelectric conversion; a transferring MOS transistor for transferring a signal charge generated in said PN junction; a floating diffusion area for receiving the signal charge through said transferring MOS transistor; a resetting MOS transistor for resetting the potential of said floating diffusion area; first potential setting means for setting the voltage applied to the gate of said transferring MOS transistor; and second potential setting means for setting the voltage applied to the gate of said setting MOS transistor.

ABSTRACT OF THE DISCLOSURE

In the solid state image pickup apparatus, in order to achieve complete transfer of the charge from the photodiode to the floating diffusion area, there is provided a pickup apparatus having a photoelectric conversion element, a transfer switch consisting of a MOS transistor for transferring the signal charge generated in the photoelectric conversion element, a floating diffusion capacitance for receiving the signal charge through the transfer switch, and a reset switch consisting of a MOS transistor for resetting the potential of the floating diffusion capacitance, the device comprising at least a potential setting circuit for generating a voltage different from the power supply voltage, wherein the output of the potential setting circuit is applied as a pulse to the gate of the transfer switch and/or the gate of the reset switch.

FIG. 1



FIG. 3



FIG. 4



FIG. 2



FIG. 5



FIG. 6A



FIG. 6B



FIG. 7A


t2
t2'
t2''

FIG. 7B


TRANSFER MOS
Gate 3.3V
TRANSFER MOS
Gate 3.3V
TRANSFER MOS
Gate 3.0V
t2
t2'
t2''
1.0V
1.8V(=3.3−Vth')
2.0V
3.5V
1.0V
1.7V
1.8V
3.2V
1.0V
1.5V(=3.0−Vth')
1.7V
3.2V

FIG. 8


POWER SUPPLY LINE
106
5V
RESET MOS
5V
107
104
105
103
TRANSFER MOS
102
FLOATING DIFFUSION
VERTICAL SELECTION MOS
101

FIG. 10


t2''
t2'
t2

FIG. 9


115
114
VOLTAGE CONVERSION CIRCUIT
116
102′
107′
105′
111
112
113
109″
107
VERTICAL SHIFT REGISTER
109′
104
102
103
101
110
106
109
105
108
φSEL
φRES
φTX

FIG. 11


114
115
VOLTAGE CONVERSION CIRCUIT
116
102′
107′
105′
112
111
113
109″
107
VERTICAL SHIFT REGISTER
109′
104
102
103
101
110
106
109
105
108
φSEL
φRES
φTX

FIG. 12


116
116'
115
114
VOLTAGE CONVERSION CIRCUIT
113
102'
107'
111'
105'
111
112
109"
107
109'
104
102
101
106
110
VERTICAL SHIFT REGISTER
109
105
108
φSEL
φRES
φTX

FIG. 13


114
VOLTAGE CONVERSION CIRCUIT
112
113
117
VOLTAGE ADJUSTING CIRCUIT
102′
107′
105′
b
a
c
110
109″
107
109′
104
103
101
106
VERTICAL SHIFT REGISTER
109
105
108
φSEL
φRES
φTX

COMBINED DECLARATION AND POWER OF ATTORNEY FOR PATENT APPLICATION

(Page 1)

As a below named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name;

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled ____________ SOLID STATE IMAGE PICKUP APPARATUS the specification of which [X] is attached hereto [ ] was filed on ____________ as United States Application No. or PCT International Application No. _ and was amended on ____________ (if applicable).

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose information which is material to patentability as defined in 37 CFR §1.56.

I hereby claim foreign priority benefits under 35 U.S.C. §119(a)-(d) or §365(b), of any foreign application(s) for patent or inventor's certificate, or § 365(a) of any PCT international application which designates at least one country other than the United States, listed below and have also identified below any foreign application for patent or inventor's certificate, or PCT international application having a filing date before that of the application on which priority is claimed:

Country	Application No.	Filed (Day/Mo./Yr.)	(Yes/No) Priority Claimed
Japan	10-061231	12 March 1998	Yes

I hereby claim the benefit under 35 U.S.C. § 120 of any United States application(s), or § 365(c) of any PCT international application designating the United States, listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States or PCT international application in the manner provided by the first paragraph of 35 U.S.C. § 112, I acknowledge the duty to disclose information which is material to patentability as defined in 37 C.F.R. § 1.56 which became available between the filing date of the prior application and the national or PCT international filing date of this application.

Application No.	Filed (Day/Mo./Yr.)	Status (Patented, Pending, Abandoned)
	N/A	

I hereby appoint the practitioners associated with the firm and Customer Number provided below to prosecute this application and to transact all business in the Patent and Trademark Office connected therewith, and direct that all correspondence be addressed to the address associated with that Customer Number:

FITZPATRICK, CELLA, HARPER & SCINTO
Customer Number: 05514

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Section 1001 of Title 18 of the United States Code and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full Name of Sole or First Inventor TETSUNOBU KOCHI

Inventor's signature ____________

Date ____________ Citizen/Subject of Japan

Residence Hiratsuka-shi, Japan

Post Office Address c/o CANON KABUSHIKI KAISHA,
30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan

Full Name of Second Inventor SHIGETOSHI SUGAWA

Inventor's signature _____

Date _____ Citizen/Subject of Japan

Residence Atsugi-shi, Japan

Post Office Address c/o CANON KABUSHIKI KAISHA,
30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan

Full Name of Third Inventor ISAMU UENO

Inventor's signature _____

Date _____ Citizen/Subject of Japan

Residence Hadano-shi, Japan

Post Office Address c/o CANON KABUSHIKI KAISHA,
30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan

Full Name of Fourth Inventor TORU KOIZUMI

Inventor's signature _____

Date _____ Citizen/Subject of Japan

Residence Yokohama-shi, Japan Post

Office Address c/o CANON KABUSHIKI KAISHA,
30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan

Full Name of Fifth Inventor KATSUHITO SAKURAI

Inventor's signature _____

Date _____ Citizen/Subject of Japan

Residence Machida-shi, Japan Post

Office Address c/o CANON KABUSHIKI KAISHA,
30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan

Full Name of Sixth Inventor HIROKI HIYAMA

Inventor's signature _____

Date _____ Citizen/Subject of Japan

Residence Atsugi-shi, Japan Post

Office Address c/o CANON KABUSHIKI KAISHA,
30-2, Shimomaruko 3-chome, Ohta-ku, Tokyo, Japan